





Status Report on the PCI-NIM Based DAQ System

Călin A. Ur
INFN - Padova





System Installed at LNGS - 2006



Main Features and Problems in 2006




	MD2S Padova
Channels	4/module
FADC bits	14 (13)
FADC rate (MHz)	100
FPGA k-gates/ch	100
Internal trigger	no
Trace length (samples)	max 2048
Control & i/f	NIM/PCI
Data xfr	PCI 32bit/33MHz
Max output rate (MB/s)	6

Limited FPGA resources

Obsolete
Core PCI
Interrupt
based RO

ALTERA APEX
20K200EFC484
200.000 Gates,
up to ~13 Kb of memory






Solutions

- tried to implement DMA RO → failed !
- updated the core PCI → PCI transfer at 32bit/66MHz
→ max.output rate = $10 \div 12 \text{ MB/s}$
- 2048 samples (10 ns) → 20 µs of signal + baseline
→ limit in equiv. shaping time (energy resolution)
→ decimation = sum 4 samples together (14bit → 16bit words)
 - test in software (TNT2 digital data)
 - implement the algorithm in hardware (FPGA)


Decimation





New Data Format

- 1536 samples long waves/channel
- 1024 (40 ns) decimated -for energy
- 512 (10 ns) original - for timing & PSA
 - conserve the information on 14 bit for PSA
 - 40 μ s for extracting energy information






New Data Format

- implemented hardware (FPGA)
 - trigger counter
 - 32 bit time stamp
- in progress - modification of the GUI to control the new features of the system
 - modification of jSpecView to analyze the data in the new format

Effective Number of Bits



Noise measurement without input signal




$$S/N = 20 \cdot \log(FS_{rms}/\sigma) = 6.02 \cdot ENOB + 1.76$$

$$\langle S/N \rangle = 72.3 \rightarrow ENOB = 11.7$$







Analysis Program - jSpecView

Histogram signal rise times




DFT - Analysis





DFT - Analysis

Bode plot → noise identification & antialias filter optimization



Status & Perspectives



- modified the PCI - DAQ
 - to recover 14 bit for PSA
 - longer shaping times possible for energy reconstruction
 - PCI transfer at 66 MHz

- implement the new firmware in the PCI boards at LNGS
- modify the control interface (Qt)
- design & optimize the antialiasing circuits (DFT analysis)
- provide the signals for the external trigger
- implement trigger algorithm in FPGA?