GERDA GeDDAQ

Status, operation, integration

INFN Padova INFN & University Milano

Calin A. Ur

The GeDDAQ System



Channels	4/module	
FADC bits	14	
FADC rate (MHz)	100	
Internal trigger	yes	
Trace length (samples)	1024 @ 25 MHz	
	512 @ 100 MHz	
Control & i/f	NIM/PCI	
Data transfer DMA	PCI	
	32bit/33MHz	
Max output rate (MB/s)	132 (no write)	
	60 (write)	





Stop DAQ		Tue Ma	Tue Mar 10 2009		Exit		
		22:10:36					
Status	Log	DAQ	Module	Register	s Help	About	
			DAQ	Status			
	575 time [
	data acquired			i [Mb]			
1			4% di	sk usage	/home		
			0 in	stant irq ra	te [Hz]		
	average in			erage irq r	ate [Hz]		
			0% da	data transfer time (irq disabled)			
				number of triggers found			

V DAQ



ChangeLog – new features&fixes

- Implementation of the internal trigger HW/SW
 - firmware Xilinx FPGA on NIM boards
 - modified the NIM boards
 - programming of the thresholds RS232
 - TTL ouput trigger signals
- Implemented the baseline monitor
 - not yet tested
- Stabilized the data transfer in DMA
 - 33MHz PCI
 - revised firmware Altera FPGA master/slave
- Rewrite the acq. codes
 - more stable
 - faster
 - readable

Internal Trigger



ug130_c1_02_042704

Figure 1-2: Xilinx Spartan-3 Starter Kit Board (Top Side)

Tests in the Rimessa Lab

- •Tests with pulser two NIM modules (8 channels)
 - 50 ns rise time, 50 µs decay time
 - variable amplitude
 - trigger 750 μ V on a 2V range



Tests in the Rimessa Lab

Tests with sources (⁶⁰Co, ¹³⁷Cs and ²⁴¹Am) LNGS BEGe detector @ ~1.5 kHz

• MWD $\sim 7 \,\mu s$



Data Format

Data are saved on disk

- run number
- files of max. 2 GB length (or a preset value)
- automatic version increment

Each file contains:

***** HEADER (ASCII) ***** ?PCIDA00 data label ?CHN0004 number of enabled channels ?WVN0002 number of waves for each channel (1 or 2) ?P101024 number of bins in the first wave (fixed) ?P200512 number of bins in the second wave ?D103000 how many 10 ns after trigger in the first wave ?D200450 how many 10 ns after trigger in the second wave output sample precision in bits ?SPR0016 ?BIT0014 number of FADC conversion bits ?FRQ0100 sampling frequency in MHz ?LTR0024 event trailer length in bytes ?CH10002 channel #1 Enable Pattern 0000000010(channel #1 of card #2 is enabled; card #1 is LSB) ?CH20000 channel #2 Enable Pattern 0000000000(no channels #2 enabled) ?CH30001 channel #3 Enable Pattern 0000000001(channel #3 of card #1 is enabled) ?CH40002 channel #4 Enable Pattern 0000000011(channel #4 of card #2 is enabled ?JHZ0100 frequency of jiffies (100 Hz) depends on the OS ?RUN0007 run number ?ORIGDAT original data ?U000029 user comment length (in bytes) "Data Comment with User Comment Text" "new lines" up to 512 characters ?ENDHEAD end of header

Data Format

2nd Event:

Present Status



Saturday morning



Present Status



Saturday evening

Present Status



The Electronic Cabinet



The Electronic Cabinet



The Electronic Cabinet



Minimum Working Conditions

- Chiller operational and controlled
- Temperature control of the cabinet
- Emergency stop system if
 - chiller stops working
 - temperature goes above alarm level
- Connection to the internet for remote control of the DAQ

Work still to be done

- GUI for the Ge energy threshold programming
- Test of the Ge signals baseline monitor and transmission to the SC
- Producing the OR of the trigger signals in the FPGA
- Logging the temperature of the cabinet for stability analysis
- Logging the Start/Stop of the acquisition for SC
- Synchronization with the muon veto

Synchronization with muon veto

- Distribute the same sampling clock
 - muon veto \rightarrow GeDDAQ (50 MHz)
 - re—shaping the signal
- Trigger & START signal
 - GeDDAQ \rightarrow muon veto
 - TTL signal from PC parallel port (START)
- BUSY signal
 - muon veto \rightarrow GeDDAQ
 - GeDDAQ ignores it in standalone mode
- Synchronization with analogue pulser of variable amplitude on dedicated channels of both systems
- Check for synchronization in real-time
 - Who? how?