

Performance of the H.E.S.S. cameras

Pascal Vincent

(LPNHE – Universites Paris 6 & 7)

for the H.E.S.S. collaboration





LPNHE-Paris

J-P.Denance, J.Guy, J-F.Huppert, P.Nayman, M.deNaurois, M.Rivoal, L.Rolland, J-P.Tavernet, F.Toussenel, P.Vincent

LLR

L-M.Chounet, B.Degrange, G.Fontaine, P.Manigot

PCC

P.Espigat, M.Punch

MPIK-Heidelberg

G.Herman, A.Kohnle, C.Masterson, T.Saitoh

Requirements :

Low threshold ~ 120 GeV
Dynamic range up to few 10 TeV
Good collection efficiency
Energy resolution ~ 10 -20%
Fast trigger.
Modularity : easy to repair

Fully embedded system

OG 2.5 Poster 2-P-112, A K Konopelko et al.


Camera Mechanics

Modular system of 60 drawers of 16 phototubes each

Only 3 cables for power supply, central trigger and network.


WaterProof (pneumatic front lid protection against sun & water)

Weight ~ 900 Kg



Winston cones

In the front of the camera 960 Winston cones collect $\sim 70\%$ of light




Front-end electronics


- **60 drawers of 16 PMs** (photonis PMT XP 2960) : QE ~ 25%
- **+ active bases**
 - DC-DC converter 0-1500 V
 - HV & current readout
 - Current limit
- **1 "Slow Control" card :**
 - High voltage control and monitoring
 - Temperature & Current monitoring
 - Counting scalers
- **2 cards with Analogue Memory ship (x8 PMTs).**




Analogue Memory ARS0



- Analogue Memory ARS0 built for ANTARES experiment (SEI-Dapnia)
 - 5 buffers /chip, 128 cells per channel.
 - Sampling @ 1 GHz
 - Readout ~ 1 Mhz
 - Controlled by two parameters
 - Readout window (~16 ns)
 - Readout delay (50-70 ns)
- Readout : Sampling or integrated charge mode



Readout & First level trigger




Readout channels

Fanout signal entry

12 bits ADC

Multiplexor

Fpga



Digital

Analogue

Amplifications

Connection to photo-tubes

8 x comparators

Adder


Buffers

output local trigger

Enable/disable (4 channels)




Trigger channels

Camera trigger based on sectorisation (x64 pixels)




38 overlapping sectors

Readout system




Acquisition system




Parallel transfer on 4(↗8) busses

Linearity


High gain 1 \Rightarrow 200 ye
 Low gain 10 \Rightarrow 1 600 ye




Single γ determination @ 2.10^5 of gain



Calibration System for the first camera



LED system



Camera response


960 LEDs with programmable intensity from 0.6 to more than 10.000 γe

Pulse width of ~ 2 ns

Synchronisation < 1 ns

Controlled by camera CPU


Second Calibration System




LED system for gain estimation @ single γ e



Installation of the first camera, by the end of may 2002



First light june 11, 2002



© W.Hofmann

New busses & CPU



Installation of the second camera, february 2003

Camera 3 & 4 under construction


Camera 3

Busses x 4 (↗ 8) busses

Camera 4



Camera 3 has left construction area for Namibia




August 31, 2003

for the opening ceremony of the 28th ICRC


Acquisition speed

Limited by :

readout of the analogue memories.
data transfer on the drawer's busses.
readout by the CPU.



Camera installation schedule



That's all folks!