

## Final FE electronics, flanges, cabling

- Will be tested at HdM with naked detectors after SUB test: 3ch PZ0 circuit
- Availability: 3 circuits + 3 to be mounted and bonded by company with “best” sealing procedure (soldering)
- Performances: Circuit with 1.4 pf compensating capacitor (integrated in ASIC): 2.7 keV

- Performances with SUB (all 12 m long cables)
- Canale 1 e 3 con  $C_{det}=33\text{pF}$ : prestazioni uguali a quelle misurate al banco
- Canale 2 collegato al detector:
- $V_{FET} = 3.7\text{ V}$      $V_{CC} = 3.1\text{ V}$      $V_{EE} = -2.0\text{ V}$
- Offset  $\approx -50\text{mV}$
- $V_{EE}$  can be arised up to  $-2.4\text{V}$ )
- $V_{EE} = -2.0\text{ V}$ :
- FWHM @  $^{60}\text{Co}$ :  $\sim 2.4 - 2.5\text{ keV}$  @  $1332\text{ keV}$
- FWHM @ pulser:  $\sim 2\text{ keV}$  @  $1230\text{ keV}$
- FWHM @  $2.6\text{ MeV}$ :  $\sim 2.95 - 3\text{ keV}$  @  $2614\text{ keV}$
- Dissipated power (for 3 chs) :  $\sim 40\text{ mW}$
- Measured dynamic range:  $\sim 7.9\text{ MeV}$
- $V_{EE} = -2.4\text{ V}$ :
- The same as above
- Measured dynamic range:  $\sim 9.8\text{ MeV}$